



Memory




Memory or Register Bit

based on a "D Flip-Flop" --- other designs are more efficient




Memory or Register Bit

based on a "D Flip-Flop" --- other designs are more efficient



Memory or Register Bit


based on a "D Flip-Flop" --- other designs are more efficient



Power is just switched on – everything is at 0 momentarily.

Memory or Register Bit


based on a "D Flip-Flop"



Logic gates activate – no input yet, and no change in output

Memory or Register Bit


based on a "D Flip-Flop"



Data In changes, but Write stays at 0 -- no change in output

Memory or Register Bit


based on a "D Flip-Flop"



Data changes back, but Write stays at 0 -- no change in output

Memory or Register Bit


based on a "D Flip-Flop"



Data changes again, but Write stays at 0 -- still no change out

Memory or Register Bit


based on a "D Flip-Flop"



Now Write changes to 1 --- the output changes to 1

Memory or Register Bit


based on a "D Flip-Flop"



Write changes back to 0 --- the output stays at 1

Memory or Register Bit


based on a "D Flip-Flop"



Data In also changes back to 0, but the output stays at 1 because Write is still 0.


Memory or Register Bit

based on a "D Flip-Flop"



Memory or Register Bit


based on a "D Flip-Flop"



Write changes back to 0 --- the output will continue to hold it's value, whatever it is.

Memory or Register Bit


based on a "D Flip-Flop"



Even though Data In changes to 1 the output continues to hold its previous value.

Memory or Register Bit

based on a "D Flip-Flop"




If Write stays at zero, these two pairs of AND and NOT gates will always output 1, no matter how the Data In changes. This means the Flip-Flop will hold its previous value.

0 Data Out
Data Out
remains the
same.

Memory or Register Bit


based on a "D Flip-Flop"



This is the Flip-Flop part.


As long as the two inputs from the NOT gates to the left are both 1's, the Flip-Flop will not change its output.

Memory Address Decoding




Address Decoder

Input from Address Bus




Address Decoder

Input from Address Bus




Bus Control




Bus Control

I n p u t s F r o m B u s



Control Line Input




O u t p u t

All output is 0 if Control Line is 0
Identical to Inputs From Bus if Control Line is 1


Bus Control

Inputs From Bus




Output

All output is 0 if Control Line is 0
Identical to Inputs From Bus if Control Line is 1




Bus Control

Inputs From Bus




Output

All output is 0 if Control Line is 0
Identical to Inputs From Bus if Control Line is 1




Incrementor



Incrementor

Left bus into ALU



Incrementor


INC opcode

00101 + 00001

5 + 1

Left bus into ALU

0 0 1 0 1



Decimal equivalent

0 0 1 1 0

O u t p u t
Input number + 1


0 0 1 0 1
+ 0 0 0 0 1

0 0 1 1 0



5
+ 1

6

Arithmetic and Logic Unit (ALU)




ALU (Arithmetic and Logic Unit)



ALU - Invertor

Invertor


Bus input



O u t p u t

twos complement of the input bus

Invertor



twos complement of the input bus


ALU - Five Bit Adder

Five Bit Adder

Inputs from Left and Right Busses into the ALU

Left bus into ALU

Right bus into ALU



O u t p u t

Accurate addition of two 5-bit binary numbers.

Five Bit Adder


Inputs from Left and Right Busses into the ALU

Left bus into ALU

1 0 0 1 0

Right bus into ALU

0 0 1 1 1



Carry out

0

1

0

1

0

0

1

0

1

0

1

1

0

0

1

1

Decimal equivalent

1 1 0 0 1

O u t p u t

1 0 0 1 0
+ 0 0 1 1 1

1 1 0 0 1

1 8
+ 7

2 5


Accurate addition of two 5-bit binary numbers.

ALU – Equality

Equality

Inputs from Left and Right Busses into the ALU

Left bus into ALU



1 if Left equals Right, 0 otherwise

Equality

01100 = 00101
12 = 5

Inputs from Left and Right Busses into the ALU

Left bus into ALU

0 1 1 0 0

0

0

1

1

0

Right bus into ALU

0 0 1 0 1


0

0

1

0

1



O u t p u t

1 if Left equals Right, 0 otherwise


ALU – Greater Than

Inequality – Left > Right

Inputs from Left and Right Busses into the ALU

Left bus into ALU

Right bus into ALU



O u t p u t

1 if Left > Right, 0 otherwise

Inequality – Left > Right

01100 > 00101

12 > 5

Inputs from Left and Right Busses into the ALU

Left bus into ALU


0 1 1 0 0

0
0
1
1
0

Right bus into ALU

0 0 1 0 1

0
0
1
0
1



Output


1

1 if Left > Right, 0 otherwise

End of ALU


Control Circuitry

Ring Counter




Ring Counter

based on a "D Flip-Flop" --- other designs are more efficient




Ring Counter

based on a D Flip-Flops




Ring Counter

based on a D Flip-Flops




Ring Counter

based on a D Flip-Flops




Ring Counter

based on a D Flip-Flops




Ring Counter

based on a D Flip-Flops




Ring Counter

based on a D Flip-Flops




Ring Counter

based on a D Flip-Flops




Ring Counter

based on a D Flip-Flops




Control Circuitry


Fetch




Fetch Circuitry




Fetch Circuitry



Fetch Circuitry



Fetch Circuitry




Fetch Circuitry

SUB opcode

0 1 0 1 1


Opcode In

0 1 0 1 1




Control Circuitry


Execute



Execute Circuitry





Execute Circuitry



Execute Circuitry

JLT opcode



1 0 1 0 0



Execute Circuitry

JLT opcode

1 0 1 0 0



Reset after two clocks

Choose output for third clock

- 0 Opcode Register out bus enable
- 0 Operand Register out bus enable
- 1 Jump Address Register out bus enable
- 0 ALU ADD enable
- 0 ALU SUB enable
- 0 ALU INC enable
- 0 Accumulator out to ALU Left in enable
- 0 Accumulator out to Data Bus enable
- 0 Accumulator Write
- 0 Data Bus to ALU Right in enable
- 0 Data Bus to Accumulator in enable
- 1 Program Counter Write
- 0 Memory Write

Control Lines Out

**Next Presentation:
Execution Sequence, individual clock cycles**

End of Presentation